The reported Vertical Organic Field Effect Transistors (VOFETs) show either superior current and switching speeds or well-behaved transistor performance, especially saturation in the output characteristics. Through the study of the relationship between the device architecture or dimensions and the device performance, we find that achieving a saturation regime in the output characteristics requires that the device operates in the injection limited regime. In current structures, the existence of the injection limited regime depends on the source's injection barrier as well as on the buried semiconductor layer thickness. To overcome the injection limit imposed by the necessity of injection barrier, we suggest a new architecture to realize VOFETs. This architecture shows better gate control and is independent of the injection barrier at the source, thus allowing for several A cm À2 for a semiconductor having a mobility value of 0.1 cm 2 V À1 s
I. INTRODUCTION
The demand for low cost electronics drove intensive research in Organic Field Effect Transistors (OFETs) to replace or complement standard, amorphous Si based Thin Film Transistors (TFTs). OFETs can introduce new capabilities like flexibility and simplicity of large area fabrication; however, organic transistors fall short in other performance parameters. It is known that organic materials have low mobility and are often not compatible with standard lithographic processes developed for Si transistors, 1,2 resulting in low currents and switching frequencies. These drawbacks triggered research in Vertical Organic Field Effect Transistor architectures, which can be favorable for low mobility materials. [3] [4] [5] [6] [7] Due to the vertical, layer by layer structure of vertical organic field effect transistors (VOFETs), higher currents can potentially be reached. 8, 9 VOFETs are increasingly gaining interest in the research community, which is caused by the increase in device performance achieved in recent years and their potential for real industry applications. [10] [11] [12] [13] [14] [15] [16] [17] [18] [19] The basic device structure 11 (shown in Fig. 1 ) is a VOFET with a Patterned Electrode (PE) source as the injecting layer in between the gate electrode and the drain electrode.
The source electrode is defined on top of the gate dielectric which covers the gate electrode. This allows us to control the injection of charges into the channel by the gate potential. By injecting charges from the source and applying bias on the drain, charges can drift towards the drain and be collected there. Hence, in contrast to traditional thin film OFETs, where charge carriers move in the lateral direction, in the VOFET architecture, charge carriers move in a vertical direction and are subject to various influences along the way. 20 Most importantly, by applying a gate bias, carriers are accumulated at the gate oxide-organic semiconductor (SC) interface. When the drain bias is increased, the carriers flow vertically to the drain, at the area which is exposed to the drain electric field (i.e., within the hole or perforation area).
As part of the introduction into the VOFET, we plot in Fig. 2 the charge density distribution within the device [device structure shown in Fig. 3(b) ] for three biasing conditions. In Fig. 2(a) where V GS ¼ 5 V and V DS ¼ 0 V, one can see the charge accumulation at the oxide interface within source's perforation, forming a virtual contact for the vertical channel. 8, 9, 11, 14, 18, [20] [21] [22] In Fig. 2(b) , a moderate bias is applied to the drain and the virtual contact supports the formation of the vertical channel. As the virtual contact to the vertical channel is effectively ohmic, the current follows the space charge limited law ($V DS   2   ) . 8 A closer look shows that a pinch-off starts to form at the edges of the virtual contact, where the source is injecting charges to form it. As the drain bias increases [ Fig. 2(c) ], the virtual contact is diminished and the device enters the saturation region where the vertical channel is injection (contact) limited.
In this paper, we seek to improve our understanding of the VOFET device operational mechanisms. Specifically, by relating the device structure to the operation modes, we examine whether one can improve the device capabilities, like reaching saturation or having greater gate control over the device, by changing the device structure. As a result, we propose a superior device architecture to overcome some of the previous VOFET architecture drawbacks and lift the trade-off between high currents and saturation in output characteristics.
II. ARCHITECTURE AND ELECTRICAL DESCRIPTION
Past work has provided a good picture of how the vertical structure works; however, there is a need for a more thorough understanding on how the electric fields, induced by the various electrodes, play their part in the device operation.
8 Figure 1 shows the basic device structure. VOFET structure is a layered structure where the gate is covered by the gate oxide. On top of the gate oxide lays the patterned source electrode which serves as a carrier injection contact. Thereafter, the bulk semiconductor is deposited followed by the drain electrode. The effective device channel length is determined by the thickness of the deposited organic semiconductor, making it straightforward to realize short channels and thus increase the current through the device. 4 By using Comsol 2D modeling and the built-in semiconductor model, different structures have been simulated to understand the different effects of the device structure on their performance. 15 Figure 3 illustrates two of the simulated devices. Figure 3 (a) is the basic structure (Fig. 1) , and in Fig.  3(b) , a buried semiconductor layer is introduced below (or as part of) the source. 9 Additionally, in Fig. 3(b) , the sidewall of the source electrode is covered by an insulator as well. In the simulation, the gate electrode work function was taken to be 4.1 eV in order to be as close to the lab tested devices. 15 On top of the gate electrode, there is a 100 nm thick SiO 2 layer (d GOX Þ. For the structure in Fig. 3(a) , a 20 nm thick patterned source electrode (d S ) is deposited directly onto the SiO 2 , while for the structure in Fig. 3(b) , a thin semiconductor layer is deposited first (d BL ). 23 The metal work function of the source electrode was taken to be 5 eV to simulate the gold Schottky barrier to the organic N,N 0 -dioctyl-3,4,9,10 perylenedicarboximide (PTCDI-C8) material which is crucial for the device operation. 15, [24] [25] [26] The source width (w S ) was set to be 1 lm (on both sides of the hole). For Fig. 3 (a), on top of the source electrode, a 40 nm thick oxide layer (d SOX , SiO 2 ) was inserted to lower leakage currents, 27 followed by a 150 nm bulk organic semiconductor material (d B , PTCDI-C8). In Fig. 3 (b), the process is such that the oxide covers also the gold sidewalls with the same d SOX thickness. The drain contact was treated as an ohmic contact by the Comsol simulation software which assumes both local thermodynamic equilibrium and charge neutrality at the boundary. The simulated hole width (w H ) was set to be 2 lm; therefore, the total device width was 4 lm plus the oxide thickness on the sidewalls (where applicable). The distance between the drain and the gate oxide changes depending on the device architecture [ Fig. 3 Table I summarizes the organic semiconductor material parameters used in the simulation. 19, 28 As we simulated electron only devices, the parameters for holes (Nv: holes effective density of states and l p : holes effective mobility) were taken to be low.
III. COMSOL MODIFICATION DESCRIPTION
In order to simulate a more realistic case of organic material as the active semiconductor, the Image force induced lowering barrier was added. The default Comsol simulation neglects this phenomenon, and it had to be inserted manually to account for the electric field dependent injection. The Comsol equations were altered by introducing the effective reduction of the injection barrier caused by the interaction of two charges and the perpendicular electric field on the source electrode surface (Fig. 4) .
The reduction in the Schottky barrier height depends on the electric field, i.e., a stronger electric field results in a reduced barrier.
Without the applied field, the barrier height for electrons is
When a bias is applied, the energy of an electron close to the metal electrode is lowered by the coulomb interaction with its image charge inside the metal. Therefore, the potential reduction depends on the perpendicular electric field at the surface of the contact
Therefore, the effective barrier height is
IV. DEVICE ANALYSIS
In order to justify the use of the mentioned numerical simulation, one can observe a very good experimental-simulation correlation for achieving saturation in the vertical structure from the previous work. 15 A. Effect of the thickness of the buried layer on the device performance Since the improved device structure, Fig. 3(b) , has a buried active SC layer under the source contact, we study the effect of its thickness on the device behavior. The injection barrier was kept at 0.7 eV as it was in previous work. 15 Figure 5 shows the simulated output characteristics for varying the buried layer thickness. As the thickness of the layer was reduced from 50 nm to 20 nm and to 10 nm, the effect of the drain bias on the current is reduced. The first noticeable change is the improved saturation or lack of dependence on 4 . Illustration of the image force induced lowering barrier effect at the semiconductor-metal interface. 29 drain bias. The second is a reduced off current, i.e., the current at V GS ¼ 0 V. To explore the cause for the improved saturation, we display in Fig. 6 the simulated charge density distribution within the buried layer at a bias deep into the saturation regime (V GS ¼ 3 V and V DS ¼ 20 V). Figure 6 (a) presents the charge density distribution for a 10 nm thick buried layer, and Fig. 6(b) shows it for the 20 nm thick case. We note that as the buried layer thickness is made smaller and approaches the thickness of the channel accumulated on top of the gate oxide, the carrier density spreads almost evenly across the buried layer [ Fig. 6(a) ]. In Fig. 6(b) , we note that the charge density is confined away from the source electrode at the gate oxide-organic semiconductor interface. Furthermore, at the (right) edge of the source electrode, charge injection is enhanced, which is visible as a yellow filament extending directly from the source to the drain. This edge injection is also seen to enhance the charge density in the vertically flowing charges. We will show later in the text that this edge injection is induced by the drain-source electric field, and by minimizing it, the saturation behavior improves.
B. Barrier height effect on the device performance
While previous work 15 showed that covering the source sidewall with an insulator is essential for achieving saturation and Fig. 6 shows that the buried layer thickness influences the charge carrier distribution, in order to further study the operation of the device, we look into the dependency of the output characteristic on the injection barrier height at the source electrode-organic semiconductor interface. The simulation results, Fig. 7 , show that the drain current of the VOFET increases strongly for the lower barrier height at the source electrode interface with the buried layer.
Furthermore, one can see from Fig. 7 that as the energy barrier decreases, not only does the current increase but the on/off ratio as well as the saturation with drain voltage decreases. Returning to the discussion of Fig. 2 , we remind ourselves that we stated that for the saturation to evolve, the VOFET has to enter the injection limited regime. If plotted on the log-log scale, the currents for the 0.3 eV barrier exhibit space charge limited behavior characterized by a power law of 2. Namely, the VOFET device is bulk-limited. 20, 30 For the higher barrier, the device becomes injection limited and consequently a saturation appears. The data in Fig. 7 suggest that for the current structure, this requires that the source injection is through a significant energy-barrier.
C. New structure: Drain electric field screening by the source contact Previous work 15 showed that by blocking the injection from the source-metal sidewalls, the effect of the drain bias on the source's injection is reduced, which allowed for a saturation regime to appear. The results presented in the preceding figures indicate that while the influence of the drain bias is reduced, it does not disappear entirely and a significant injection barrier is required to support a saturation regime.
To study the effect of the drain bias and to potentially minimize it, we compare the device structure shown in Fig.  3(b) with a new structure shown in Fig. 8 . In this new structure, we introduce a thin metal layer that protrudes into the insulator so as to shield the source-interface with the buried layer. The length of this metal extrusion will be called the shield size (w SH ).
In Fig. 9 , we present color maps of the magnitudes of both the electric field and the current density for the two device structures presented in Fig. 3(b) [Figs. 9(a) and 9(b)] and in Fig. 8 [Figs. 9(c) and 9(d) ]. Examining Fig. 9(a) , we note that at the right edge of the source metal, at the interface with the buried layer, a high electric field exists. We also note in the current map, Fig. 10(b) , that at the same edge, a relatively high current is being injected from the source. To test if these parasitic effects are due to the drain-source bias, we examine the results for the new structure, Figs. 9(c) and 9(d). In this structure, the introduced shield size is 40 nm and we note that both the edge electric field [ Fig. 9(c) ] and the edge current [ Fig. 9(d) ] are eliminated for this structure.
To further verify that the drain-induced electric field is shielded by the extrusion of the source electrode, we plot a vectoral representation of the electric field (Fig. 10) . As Fig.  10 shows, the relatively strong electric field that was observed at the source-metal's edge indeed originates from the drain. Introducing the 40 nm shield reduces the electric field at that edge and its direction is almost vertical (i.e., gate-source).
It is clear from Fig. 10(a) that the electric field along the interface between the source and the buried layer is not distributed evenly but grows towards the source's perforation. This uneven distribution of the electric field is due to the electric field perturbation caused by the drain electrode, resulting in a gradient of the injection along the source interface. The above drain induced barrier lowering effect (DIBL), known from short channel inorganic transistors, is known to hinder saturation in other transistor's technologies. 31 In Fig. 11 , we show the effect of screening the drain induced electric field on the output characteristics. We note that by screening the effect of the drain, the curves exhibit saturation even for the lowest gate bias simulated (i.e., V GS ¼ 0 V). The electric field shield recovers the on/off ratio and therefore eases the way to implement the VOFET technology in circuit design. Figures 11 and 12 illustrate the device improvement by showing better saturation in the output curves, if the electric field caused by the drain is screened by the source shield. The device control improves not only at high gate voltages but also at low gate voltages. Overall, in contrast to the other structures (Fig. 3) , the new structure succeeds in realizing good gate control and short channel organic VOFET; however, its dependency on the source barrier height should be addresses next. In Secs. IV A and IV C, the characteristics of the new architecture were simulated for a constant injection barrier height of 0.7 eV. However, the electric field map shown in Fig. 10 indicates that the device performance may not depend on the existence of the injection barrier height any more. In the new structure, and if the source contact is shielded sufficiently, the drain electric field does not affect the source carrier injection; therefore, a significant barrier height may not be required anymore for the device to enter saturation. As an extreme case, we study the device performance for the zero barrier height. We call this extreme as in actual devices there would be electrode pinning effects at $0.25 eV (see Ref. 32 and references within). Figure 13 shows the output characteristics of this structure for different shield sizes. One can see that as the shield size increases, a better saturation is achieved for the zero injection barrier height.
Based on Figs. 11 and 12(a), a shield size of 40 nm is sufficient to eliminate the drain induced barrier lowering effect (DIBL). However, Fig. 13 shows that without the injection barrier at the source, the elimination of the DIBL by the small shield is not sufficient to make the device enter the injection limited (saturation) regime at low drain-source bias. Only at V DS $ 25 V, the saturation (injection limited) regime starts to dominate. Moreover, as the injection barrier reduces, the on/off ratio decreases (about two orders of magnitude when V GS is between 0 V and 20 V) and a negative gate bias is then needed to attain a high on/off ratio.
As discussed previously in the paper, the thinner buried active layer improves the device performance. Here, we see a similar improvement: as the thickness of the buried layer is reduced, the length of the shield needed to achieve good saturation is reduced. Figure 14 shows the difference in the output characteristics for two shield sizes (75 and 150 nm) and for two different buried layer thickness d BL (50 and 15 nm). It is clear from the graphs that for the thinner active layer, the device saturated earlier compared to the thicker active layer.
V. SUMMARY
VOFETs with a buried semiconductor layer were investigated by systematically varying the device structure in a 2D numerical simulation. It has been shown that their device characteristics are strongly dependent on the details of their architecture. 15 Here, we identified key parameters to achieve a better current saturation. Using a 2D drift-diffusion simulation, we found that the source sidewall oxide coverage, the source semiconductor energy barrier height, and the buried semiconductor thickness all have significant influences on the device performance. Moreover, adding a drain electric field shield led to a significant improvement in VOFET performance. It is shown that this improved structure is vital for low mobility materials in order to realize short channel length devices and to improve saturation characteristics. It was also shown that it is possible to create a VOFET that does not rely on a significant injection barrier to achieve saturation in the output characteristics, thus allowing us to recover the high ON currents promised by the vertical design.
